verilog divide by 4